Which Set of Bridging Faults Should Test Compilers Target ? 1

نویسندگان

  • Sreejit Chakravarty
  • Paul J. Thadikaran
چکیده

Existing test compilers target stuck-at faults. Recent experimental evidence suggest targetting bridging faults (BF) because they model between 40-50% of physical defects. For BFs, one suggestion has been to extract a small set of BFs using \layout analysis". We argue that this is not a feasible option for test compilers thereby making a case for \layout independent analysis" of BFs. Opting for \layout independent analysis" implies that computer-aided test tools target \all possible BFs". Targetting such a large number of faults is generally considered unreasonable. We present new experimental data and analyze published data. The analysis reveal that for many problems very good techniques have already been developed to target such a large number of faults.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

996 Ieee International Workshop on I Ddq Testing an Eecient I Ddq Test Generation Scheme for Bridging Faults in Cmos Digital Circuits

In a previous work on test generation for I DDQ bridging faults in CMOS circuits, a genetic algorithm (GA) based approach targeting the all-pair bridging fault set stored in a compact-list data structure was used. In this paper, we target a reduced fault set, such as the one extracted from circuit layout. The reduced fault set is O(N) versus O(N 2) for the all-pair set, where N is the number of...

متن کامل

CURRENT : A Test Generation System for I TestingDDQ

This paper presents an I test generation system for DDQ scan-based circuits, called CURRENT. A library-based fault modeling strategy is used to specify a realistic target fault set, which encompasses intra-gate shorts (for example stuck-on faults, gate-drain shorts) as well as inter-gate shorts (bridging faults). CURRENT consists of a fault simulator and a deterministic test generator. The faul...

متن کامل

CURRENT : A Test Generation System for I Testing

This paper presents an I test generation system for DDQ scan-based circuits, called CURRENT. A library-based fault modeling strategy is used to specify a realistic target fault set, which encompasses intra-gate shorts (for example stuck-on faults, gate-drain shorts) as well as inter-gate shorts (bridging faults). CURRENT consists of a fault simulator and a deterministic test generator. The faul...

متن کامل

A Genetic Approach to Detect Bridging Faults, Transitional Delay Faults and Stuck at Faults in LSI Circuits

A novel algorithm based on Genetic approach for diagnosing Bridging faults, Transitional Delay faults and stuck at faults in LSI circuits is presented. The method of devising a universal set for detecting Bridging faults in testable circuits is investigated. We outline a method that utilizes the information from the stuck-at fault model to accurately diagnose the bridging faults that affect two...

متن کامل

Automatic Detection and Diagnosis of Faults in Generated Code for Procedure Calls

In this paper, we present a compiler testing technique that closes the gap between existing compiler implementations and correct compilers. Using formal specifications of procedure-calling conventions, we have built a target-sensitive test suite generator that builds test cases for a specific aspect of compiler code generators: the procedure-calling sequence generator. By exercising compilers w...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1996